



CD4094BM/CD4094BC 8-Bit Shift Register/Latch with TRI-STATE® Outputs

General Description


The CD4094BM/CD4094BC consists of an 8-bit shift register and a TRI-STATE 8-bit latch. Data is shifted serially through the shift register on the positive transition of the clock. The output of the last stage (Q_8) can be used to cascade several devices. Data on the Q_8 output is transferred to a second output, Q_8' , on the following negative clock edge.

The output of each stage of the shift register feeds a latch, which latches data on the negative edge of the STROBE input. When STROBE is high, data propagates through the latch to TRI-STATE output gates. These gates are enabled when OUTPUT ENABLE is taken high.

Features

- Wide supply voltage range 3.0V to 18V
- High noise immunity 0.45 V_{DD} (typ.)
- Low power TTL compatibility fan out of 2 driving 74L or 1 driving 74LS
- TRI-STATE outputs


Connection Diagram



Order Number CD4094BMJ or CD4094BCJ
See NS Package J16A

Order Number CD4094BMN or CD4094BCN
See NS Package N16E

Block or Logic Diagram



Absolute Maximum Ratings

(Notes 1 and 2)

| | |
|--|---------------------------------|
| V_{DD} Supply Voltage | -0.5 to +18 V_{DC} |
| V_{IN} Input Voltage | -0.5 to V_{DD} + 0.5 V_{DC} |
| T_S Storage Temperature Range | -85°C to +150°C |
| P_D Package Dissipation | 500 mW |
| T_L Lead Temperature (Soldering, 10 seconds) | 260°C |

Recommended Operating Conditions

(Note 2)

| | |
|-----------------------------------|------------------------|
| V_{DD} DC Supply Voltage | +3.0 to +15 V_{DC} |
| V_{IN} Input Voltage | 0 to V_{DD} V_{DC} |
| T_A Operating Temperature Range | -55°C to +125°C |
| CD4094BM | -55°C to +125°C |
| CD4094BC | -40°C to +85°C |

DC Electrical Characteristics CD4094BM (Note 2)

| Sym | Parameter | Conditions | -55°C | | 25°C | | | 125°C | | Units |
|----------|------------------------------------|-------------------------------------|---------------------------|------|-------|------|------|-----------|---------|---------|
| | | | Min | Max | Min | Typ | Max | Min | Max | |
| I_{DD} | Quiescent Device Current | $V_{DD} = 5.0V$ | | 5.0 | | | 5.0 | | 150 | μA |
| | | $V_{DD} = 10V$ | | 10 | | | 10 | | 300 | μA |
| | | $V_{DD} = 15V$ | | 20 | | | 20 | | 600 | μA |
| V_{OL} | Low Level Output Voltage | $V_{DD} = 5.0V$ | | 0.05 | | 0 | 0.05 | | 0.05 | V |
| | | $V_{DD} = 10V$ | } $ I_O \leq 1.0 \mu A$ | 0.05 | | 0 | 0.05 | | 0.05 | V |
| | | $V_{DD} = 15V$ | | 0.05 | | 0 | 0.05 | | 0.05 | V |
| V_{OH} | High Level Output Voltage | $V_{DD} = 5.0V$ | 4.95 | | 4.95 | 5.0 | | 4.95 | | V |
| | | $V_{DD} = 10V$ | 9.95 | | 9.95 | 10.0 | | 9.95 | | V |
| | | $V_{DD} = 15V$ | 14.95 | | 14.95 | 15.0 | | 14.95 | | V |
| V_{IL} | Low Level Input Voltage | $V_{DD} = 5.0V, V_O = 0.5V$ or 4.5V | | 1.5 | | | 1.5 | | 1.5 | V |
| | | $V_{DD} = 10V, V_O = 1.0V$ or 9.0V | | 3.0 | | | 3.0 | | 3.0 | V |
| | | $V_{DD} = 15V, V_O = 1.5V$ or 13.5V | | 4.0 | | | 4.0 | | 4.0 | V |
| V_{IH} | High Level Input Voltage | $V_{DD} = 5.0V, V_O = 0.5V$ or 4.5V | 3.5 | | 3.5 | | | 3.5 | | V |
| | | $V_{DD} = 10V, V_O = 1.0V$ or 9.0V | 7.0 | | 7.0 | | | 7.0 | | V |
| | | $V_{DD} = 15V, V_O = 1.5V$ or 13.5V | 11.0 | | 11.0 | | | 11.0 | | V |
| I_{OL} | Low Level Output Current (Note 3) | $V_{DD} = 5.0V, V_O = 0.4V$ | 0.64 | | 0.51 | 0.88 | | 0.36 | | mA |
| | | $V_{DD} = 10V, V_O = 0.5V$ | 1.6 | | 1.3 | 2.25 | | 0.9 | | mA |
| | | $V_{DD} = 15V, V_O = 1.5V$ | 4.2 | | 3.4 | 8.8 | | 2.4 | | mA |
| I_{OH} | High Level Output Current (Note 3) | $V_{DD} = 5.0V, V_O = 4.6V$ | -0.64 | | -0.51 | 0.88 | | -0.36 | | mA |
| | | $V_{DD} = 10V, V_O = 9.5V$ | -1.6 | | -1.3 | 2.55 | | -0.9 | | mA |
| | | $V_{DD} = 15V, V_O = 13.5V$ | -4.2 | | -3.4 | 8.8 | | -2.4 | | mA |
| I_{IN} | Input Current | $V_{DD} = 15V, V_{IN} = 0V$ | | -0.1 | | | | -0.1 | 1.0 | μA |
| | | $V_{DD} = 15V, V_{IN} = 15V$ | | 0.1 | | | | 0.1 | 1.0 | μA |
| I_{OZ} | TRI-STATE Output Leakage Current | $V_{DD} = 15V, V_{IN} = 0V$ or 15V | | 0.3 | | | | ± 0.3 | ± 9 | μA |

DC Electrical Characteristics CD4094BC (Note 2)

| Sym | Parameter | Conditions | -40°C | | 25°C | | | 85°C | | Units |
|----------|-----------------------------------|-------------------------------------|---------------------------|------|-------|------|------|-------|------|---------|
| | | | Min | Max | Min | Typ | Max | Min | Max | |
| I_{DD} | Quiescent Device Current | $V_{DD} = 5.0V$ | | 20 | | | 20 | | 150 | μA |
| | | $V_{DD} = 10V$ | | 40 | | | 40 | | 300 | μA |
| | | $V_{DD} = 15V$ | | 80 | | | 80 | | 600 | μA |
| V_{OL} | Low Level Output Voltage | $V_{DD} = 5.0V$ | | 0.05 | | 0 | 0.05 | | 0.05 | V |
| | | $V_{DD} = 10V$ | } $ I_O \leq 1.0 \mu A$ | 0.05 | | 0 | 0.05 | | 0.05 | V |
| | | $V_{DD} = 15V$ | | 0.05 | | 0 | 0.05 | | 0.05 | V |
| V_{OH} | High Level Output Voltage | $V_{DD} = 5.0V$ | 4.95 | | 4.95 | 5.0 | | 4.95 | | V |
| | | $V_{DD} = 10V$ | 9.95 | | 9.95 | 10.0 | | 9.95 | | V |
| | | $V_{DD} = 15V$ | 14.95 | | 14.95 | 15.0 | | 14.95 | | V |
| V_{IL} | Low Level Input Voltage | $V_{DD} = 5.0V, V_O = 0.5V$ or 4.5V | | 1.5 | | | 1.5 | | 1.5 | V |
| | | $V_{DD} = 10V, V_O = 1.0V$ or 9.0V | | 3.0 | | | 3.0 | | 3.0 | V |
| | | $V_{DD} = 15V, V_O = 1.5V$ or 13.5V | | 4.0 | | | 4.0 | | 4.0 | V |
| V_{IH} | High Level Input Voltage | $V_{DD} = 5.0V, V_O = 0.5V$ or 4.5V | 3.5 | | 3.5 | | | 3.5 | | V |
| | | $V_{DD} = 10V, V_O = 1.0V$ or 9.0V | 7.0 | | 7.0 | | | 7.0 | | V |
| | | $V_{DD} = 15V, V_O = 1.5V$ or 13.5V | 11.0 | | 11.0 | | | 11.0 | | V |
| I_{OL} | Low Level Output Current (Note 3) | $V_{DD} = 5.0V, V_O = 0.4V$ | 0.52 | | 0.44 | 0.88 | | 0.36 | | mA |
| | | $V_{DD} = 10V, V_O = 0.5V$ | 1.3 | | 1.1 | 2.25 | | 0.9 | | mA |
| | | $V_{DD} = 15V, V_O = 1.5V$ | 3.6 | | 3.0 | 8.8 | | 2.4 | | mA |

DC Electrical Characteristics (cont'd) CD4094BC (Note 2)

| Sym | Parameter | Conditions | -40°C | | 25°C | | | 85°C | | Units |
|-----------------|------------------------------------|---|-------|------|-------|------|------|-------|------|-------|
| | | | Min | Max | Min | Typ | Max | Min | Max | |
| I _{OH} | High Level Output Current (Note 3) | V _{DD} = 5.0 V, V _O = 4.6 V | -0.52 | | -0.44 | 0.88 | | -0.36 | | mA |
| | | V _{DD} = 10 V, V _O = 9.5 V | -1.3 | | -1.1 | 2.55 | | -0.9 | | mA |
| | | V _{DD} = 15 V, V _O = 13.5 V | -3.6 | | -3.0 | 8.8 | | -2.4 | | mA |
| I _{IN} | Input Current | V _{DD} = 15 V, V _{IN} = 0 V | | -0.3 | | | -0.3 | | -1.0 | μA |
| | | V _{DD} = 15 V, V _{IN} = 15 V | | 0.3 | | | 0.3 | | 1.0 | μA |
| I _{OZ} | TRI-STATE Output Leakage Current | V _{DD} = 15 V, V _{IN} = 0 V or 15 V | | 1 | | | 1 | | 10 | μA |

AC Electrical Characteristics T_A = 25°C, C_L = 50 pF


| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|-------------------------------------|--|-------------------------|-----|-----|-----|-------|
| t _{PHL} , t _{PLH} | Propagation Delay Clock to Q _S | V _{DD} = 5.0 V | | 300 | 600 | ns |
| | | V _{DD} = 10 V | | 125 | 250 | ns |
| | | V _{DD} = 15 V | | 95 | 190 | ns |
| t _{PHL} , t _{PLH} | Propagation Delay Clock to Q _S | V _{DD} = 5.0 V | | 230 | 460 | ns |
| | | V _{DD} = 10 V | | 110 | 220 | ns |
| | | V _{DD} = 15 V | | 75 | 150 | ns |
| t _{PHL} , t _{PLH} | Propagation Delay Clock to Parallel Out | V _{DD} = 5.0 V | | 420 | 840 | ns |
| | | V _{DD} = 10 V | | 195 | 390 | ns |
| | | V _{DD} = 15 V | | 135 | 270 | ns |
| t _{PHL} , t _{PLH} | Propagation Delay Strobe to Parallel Out | V _{DD} = 5.0 V | | 290 | 580 | ns |
| | | V _{DD} = 10 V | | 145 | 290 | ns |
| | | V _{DD} = 15 V | | 100 | 200 | ns |
| t _{PHZ} | Propagation Delay High Level to High Impedance | V _{DD} = 5.0 V | | 140 | 280 | ns |
| | | V _{DD} = 10 V | | 75 | 150 | ns |
| | | V _{DD} = 15 V | | 55 | 110 | ns |
| t _{PLZ} | Propagation Delay Low Level to High Impedance | V _{DD} = 5.0 V | | 140 | 280 | ns |
| | | V _{DD} = 10 V | | 75 | 150 | ns |
| | | V _{DD} = 15 V | | 55 | 110 | ns |
| t _{PZH} | Propagation Delay High Impedance to High Level | V _{DD} = 5.0 V | | 140 | 280 | ns |
| | | V _{DD} = 10 V | | 75 | 150 | ns |
| | | V _{DD} = 15 V | | 55 | 110 | ns |
| t _{PZL} | Propagation Delay High Impedance to Low Level | V _{DD} = 5.0 V | | 140 | 280 | ns |
| | | V _{DD} = 10 V | | 75 | 150 | ns |
| | | V _{DD} = 15 V | | 55 | 110 | ns |
| t _{THL} , t _{TLH} | Transition Time | V _{DD} = 5.0 V | | 100 | 200 | ns |
| | | V _{DD} = 10 V | | 50 | 100 | ns |
| | | V _{DD} = 15 V | | 40 | 80 | ns |
| t _{SU} | Set-up Time Data to Clock | V _{DD} = 5.0 V | | 80 | 40 | ns |
| | | V _{DD} = 10 V | | 40 | 20 | ns |
| | | V _{DD} = 15 V | | 20 | 10 | ns |
| t _r , t _f | Maximum Clock Rise and Fall Time | V _{DD} = 5.0 V | | 1 | | ms |
| | | V _{DD} = 10 V | | 1 | | ms |
| | | V _{DD} = 15 V | | 1 | | ms |
| t _{PC} | Minimum Clock Pulse Width | V _{DD} = 5.0 V | | 200 | 100 | ns |
| | | V _{DD} = 10 V | | 100 | 50 | ns |
| | | V _{DD} = 15 V | | 83 | 40 | ns |
| t _{PS} | Minimum Strobe Pulse Width | V _{DD} = 5.0 V | | 200 | 100 | ns |
| | | V _{DD} = 10 V | | 80 | 40 | ns |
| | | V _{DD} = 15 V | | 70 | 35 | ns |
| f _{MAX} | Maximum Clock Frequency | V _{DD} = 5.0 V | | 1.5 | 3.0 | MHz |
| | | V _{DD} = 10 V | | 3.0 | 6.0 | MHz |
| | | V _{DD} = 15 V | | 4.0 | 8.0 | MHz |
| C _{IN} | Input Capacitance | Any Input | | 5.0 | 7.5 | pF |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.





Note 2: V_{SS} = 0 V unless otherwise specified.

Note 3: I_{OH} and I_{OL} are tested one output at a time.







Timing Diagram



Test Circuits and Timing Diagrams for TRI-STATE



Logic Truth Table

| Clock | Output Enable | Strobe | Data | Parallel Outputs | | Serial Outputs | |
|---|---------------|--------|------|------------------|-------------------|------------------|---------|
| | | | | Q1 | Q _N | Q _S * | Q's |
|  | 0 | X | X | Hi-Z | Hi-Z | Q7 | No Chg. |
|  | 0 | X | X | Hi-Z | Hi-Z | No Chg. | Q7 |
|  | 1 | 0 | X | No Chg. | No Chg. | Q7 | No Chg. |
|  | 1 | 1 | 0 | 0 | Q _N -1 | Q7 | No Chg. |
|  | 1 | 1 | 1 | 1 | Q _N -1 | Q7 | No Chg. |
|  | 1 | 1 | 1 | No Chg. | No Chg. | No Chg. | Q7 |

X = Don't Care

*At the positive clock edge, information in the 7th shift register stage is transferred to Q_S and Q's.